AMENDMENTS TO THE SPECIFICATION

Please amend the paragraph beginning on page 11, line 30 as follows:

In the illustrated non-limiting embodiment, the input interface 116 is connected to pins on the chip 110, which pins are connected to traces [[116"]] 117 on the line card 109, which traces [[116"]] 117 connect to line cards 106 through a releasable connector [[116"]] 119. But the traces [[116"]] 117 need not be contained or embedded within the switch card 109 and need not be electronic; for example, in embodiments where indium phosphide based switch fabrics are contemplated, guided or free-space optical inputs and outputs may be preferred.

Please amend the paragraph beginning on page 38, line 1 as follows:

One possible implementation of the request-processing module 770, the address decoder 780 and the packet-forwarding logic 790 is now described with additional reference to Fig. 4. The request processing section 770 comprises a request generator 420, which is connected to the queue controllers 710 (not shown in Figure 4) via the request lines 703 and the priority lines 707. The request generator 420 is also connected to a programmable round-robin arbiter (PRRA) 422 via a plurality of request lines 424 and may further be connected to a pointer control entity 412 via a control line 413.

Please amend the paragraph beginning on page 40, line 5 as follows:

To simplify the description, but without limiting the scope of the invention, it can be assumed that a pointer and a mask are not

defined for each possible priority level, but rather for each of a set of priority classes, namely high, medium and low. [[Also,]] As shown in Fig. 7, transmitter 140 comprises N queue controllers 710, $1 \le i \le N$. While it is expressly understood that N can be any positive integer, by way of example let it be assumed for the moment that N = 4, i.e., there are [[assumed to be]] four queue controllers 7101, 7102, 7103, 7104 that submit requests to the request generator 420.

Please amend the paragraph beginning on page 40, line 13 as follows:

By way of this example, let the requests from queue controllers 710₁, 710₂, 710₃, 710₄ be associated with medium, NONE, low and medium priority classes, respectively. That is to say, queue controller 710₂ has not submitted a request. Accordingly, the initial "high" mask would be 0000 (as no request has a high priority class), the initial "medium" mask would be 1001 (as queue controllers 710₁ and 710₄ have submitted requests associated with a medium priority class) and the initial "low" mask would be 0010 (as queue controller 710₃, has submitted a request associated with a low priority class). The initial value of each pointer would be set to zero, as no request has yet been granted.